



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/666,218	09/21/2000	Jae-hun Lee	SAM-143	9230	
75	590 07/28/2005		EXAM	INER	
Mills & Onello LLP Eleven Beacon Street Suite 605			TRAN, TRANG U		
Boston, MA (ART UNIT	PAPER NUMBER	
			2614		
			DATE MAILED: 07/28/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summer:		09/666,218	LEE ET AL.				
Office Action Su	immary	Examiner	Art Unit				
		Trang U. Tran	2614	<u>_</u>			
The MAILING DATE of Period for Reply	this communication app	ears on the cover sheet with the c	orrespondence address				
THE MAILING DATE OF THI - Extensions of time may be available un after SIX (6) MONTHS from the mailing - If the period for reply specified above is - If NO period for reply is specified above - Failure to reply within the set or extended	S COMMUNICATION. der the provisions of 37 CFR 1.13 date of this communication. less than thirty (30) days, a reply the maximum statutory period w ded period for reply will, by statute, tan three months after the mailing	IS SET TO EXPIRE 3 MONTH(6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI date of this communication, even if timely filed	nely filed s will be considered timely. the mailing date of this communi O (35 U.S.C. § 133).	ication.			
Status		•					
1) Responsive to commun	nication(s) filed on <u>09 Ma</u>	ay 200 <u>5</u> .					
2a) This action is FINAL.	2b)☐ This	action is non-final.					
3) Since this application is	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance w	ith the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims							
4)⊠ Claim(s) <u>1-9 and 19-24</u> 4a) Of the above claim(s							
5) Claim(s) is/are a		in nom consideration.		•			
6) Claim(s) <u>1-2, 6, 8-9, 19</u>		ed.					
7) Claim(s) 3-5,7,21,22 ar		•					
8) Claim(s) are sub							
Application Papers							
9)☐ The specification is obje	cted to by the Examine	r.					
	The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
Applicant may not request							
Replacement drawing she							
11) The oath or declaration	is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-15	52.			
Priority under 35 U.S.C. § 119							
12)⊠ Acknowledgment is mad a)⊠ All b)⊡ Some * c)[_	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
1.⊠ Certified copies of	• •						
		have been received in Application					
	tified copies of the prior he International Bureau	ity documents have been receive (PCT Rule 17.2(a)).	ed in this National Stage	е			
* See the attached detailed	d Office action for a list of	of the certified copies not receive	d.				
Attachment(s)							
1) Notice of References Cited (PTO-8		4) Interview Summary					
 2) Notice of Draftsperson's Patent Dra 3) Information Disclosure Statement(s 	• • •	Paper No(s)/Mail Da 5) Notice of Informal P	ite atent Application (PTO-152)	,			
Paper No(s)/Mail Date	7(1 10-1449 ULF (UISB/US)	6) Other:					

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed May 09, 2005 have been fully considered but they are not persuasive.

In re pages 10-11, applicants argue, with respect to claim 1, that the combination of Suemura and Co fails to teach or suggest at least one of the non-overlapping clock signals being "in phase with the received clock" as claimed.

In response, the examiner respectfully disagrees. Co et al discloses in from col. 4, line 20 to col. 5, line 5 that "FIG. 3 is a block diagram of the jitter attenuator of the present invention. The receive clock 11 and receive data 10 are extracted from the coded data stream received from the previous station in the ring...Thus input divider 26 divides the receive clock 11 by 64, generating eighth staggered pulses on write clocks 40...The first write clock, WO, is compared with the fifth read clock, R4, by phase comparator 15. Phase comparator 15 outputs a "down" signal if the phase of the write clock W0 is advanced relative to read clock r4, or outputs an "up" signal if the phase of the write clock W0 is retarded relative to read clock R4...The output of counter 28 causes phase selector 30 to select one of the multiphase clock 32. The selected one of the multi-phase clocks 32 is optionally divided by optional divider 34 to produce the filtered receive clock 20". From the above passage, it is noted that the multi-phase signal outputted from the phase selector 30 will in phase with the received clock 11 when the write clock W0 is in phase with the read clock R4. Thus, Co does indeed disclose the newly added claimed that at least

one of the non-overlapping clock signals being "in phase with the received clock" as claimed when the write clock W0 is in phase with the read clock R4.

In re page 12, applicants also argue, with respect to claim 19, that the combination of Suemura and Co fails to teach or suggest the present invention as claim. In particular, the combination of Suemura and Co fails to teach or suggest a data restoration and skew compensation unit in a receiver that generates "first through n-th non-overlapped clock signals in response to the cloak signal received on a transmission channel", the combination of Suemura and Co fails to teach or suggest a first latch unit that latches received serial data in response to the first through n-th non-overlapped clock signals of different respective phases that are generated in response to the received clock signal, at least one of the first through n-th non-overlapped clock signals being "in phase with the received clock signal" as claimed.

In response, the examiner respectfully disagrees. Co et al discloses in from col.

4, line 20 to col. 5, line 5 that "FIG. 3 is a block diagram of the jitter attenuator of the present invention. The receive clock 11 and receive data 10 are extracted from the coded data stream received from the previous station in the ring...One the receive buffer is full, its contents are loaded in parallel into elastic buffer 14...Thus input divider 26 divides the receive clock 11 by 64, generating eighth staggered pulses on write clocks 40...Output divider 36 also receives the filtered received clock 20, and divides this clock by 64, producing the eight read clocks 38...The first write clock, WO, is compared with the fifth read clock, R4, by phase comparator 15. Phase comparator 15 outputs a "down" signal if the phase of the

Art Unit: 2614

write clock W0 is advanced relative to read clock r4, or outputs an "up" signal if the phase of the write clock W0 is retarded relative to read clock R4...The output of counter 28 causes phase selector 30 to select one of the multi-phase clock 32. the selected one of the multi-phase clocks 32 is optionally divided by optional divider 34 to produce the filtered receive clock 20". From the above passage, it is noted that the multi-phase signal outputted from the phase selector 30 is in response to a clock signal (the receive clock 11) received on a transmission channel and will in phase with the received clock 11 when the write clock W0 is in phase with the read clock R4, the claimed first latch unit first latch unit that latches received serial data in response to the first through n-th non-overlapped clock signals of different respective phases that are generated in response to the received clock signal is met by the elastic buffer 14. Thus, Co does indeed disclose the alleged limitations of claim 19.

In re page 12, applicants again argue, with respect to claim 23, that the combination of Suemura and Co fails to teach or suggest at least one of the first through n-th non-overlapping clock signals being "in phase with the received clock" as claimed.

In response, as discussed above with respect to claim 1, Co does disclose the claimed that at least one of the first through n-th non-overlapping clock signals being "in phase with the received clock" as claimed when the write clock W0 is in phase with the read clock R4.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 5

3. Claims 1, 6, 8-9, 19-20 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suemura et al (US Patent No. 5,887,039) in view of So et al (US Patent No. 5,602,882).

In considering claim 1, Suemura et al discloses all the claimed subject matter, note 1) the claimed a video controller for separating color signals and a horizontal/vertical synchronous signal from an original video signal, and for transmitting the color signals and the horizontal/vertical synchronous signal in response to externally-applied predetermined data enable signal and clock signal is met by the parallel digital data 1 which is covering a total of 12 bits are divided into units each of 3 bits, each unit being inputted to each encoder 10 (Figs. 8 and 9, col. 11, lines 3-26), 2) the claimed a transmitter that includes a transmitter phase locked loop that, in response to a clock signal, generates a first plurality of non-overlapping clock signals, the transmitter for skew-compensating and compressing signals received from the video controller and for converting the compressed signals to a driving current is met by the transmitter which includes the encoder 10, the sync pattern adder 11, the input clock signal 42, the timing pulse generator 30 and the P/S converter 12 (Figs. 8 and 9, col. 11, lines 3-32), 3) the claimed a transmission photo diode for converting the driving current to an optical signal and for outputting the optical signal is met by the optical transmitters 20 (Figs. 8 and 9, col. 11, lines 32-35), 4) the claimed an optical transmission line comprised of a predetermined number of channels, for transmitting the

Art Unit: 2614

optical signal is met by the optical fibers 21 (Figs. 8 and 9, col. 11, lines 32-35), 5) the claimed a reception photo diode for converting the optical signal received from the optical transmission line into a current signal and for outputting the current signal is met by the optical receivers 22 (Figs. 8 and 9, col. 11, lines 35-37), and 6) the claimed a receiver that includes a receiver phase locked loop that generates a second plurality of non-overlapping clock signals in response to a received clock included in the received optical signal for converting the current signal into a voltage signal, for decompressing the voltage signal in response to the second plurality of non-overlapping clock signals, for compensating for the skew of the voltage and for restoring the original signal is met by the receiver side and the decoders 19 (Figs. 8 and 9, col. 11, line 37 to col. 14, line 8).

However, Suemura et al explicitly do not disclose the claimed a transmitter phase locked loop and a receiver phase locked loop, in response to a clock signal, generates a first plurality of non-overlapping clock signals of different respective phases, at least one of non-overlapping clock signals being in phase with the received clock.

Co et al teach that Fig. 4 is a waveform diagram of the multi-phase clocks 32, there are preferably eight clocks staggered in phase and having equal phase offset to each other... output divider 36 divides the filtered received clock 20 by 64, producing eight non-overlapping read clocks 38, R0-R7, these clocks are staggered in phase to each other (different phases) (Fig. 4, col. 5, line 29 to col. 7, line 3).

Therefore, it would have been obvious to one ordinary skill in the art at the time of the invention to incorporate the multi-phase clock as taught by Co et al into Suemura et al's system in order to reduce jitter of the data to be transmitted.

In considering claim 6, Suemura et al discloses all the claimed subject matter, note 1) the claimed wherein the receiver phase locked loop further generates a clock signal in response to the received clock included in the received optical signal is met by the clock extractor 43 which extracts a transmission clock signal 36 form the output of the optical receiver 22 and the output clock signal 37 (Figs. 8 and 9, col. 11, line 60 to col. 12, line 19), 2) the claimed an optical receiver for converting current signals received from the reception photo diode into voltage signals, and for duty-compensating and level-converting the voltage signals to obtain digitalized signals which are different channel data is met by the optical receivers 22 (Figs. 8 and 9, col. 11, lines 35-37), 3) the claimed a data restoration and skew compensation unit for receiving channel data that has been compressed by the transmitter, for decompressing the compressed data in response to the plurality of non-overlapping clock signals, and for skew-compensating the decompressed data to obtain different channel data each having a predetermined number of bits is met by the skew compensation which includes the synchronization pattern detectors 16, controller 41 and bit rotator 17 (Fig. 9, col. 12, line 31 to col. 14, line 8), and 4) the claimed a descrambler for descrambling in response to the direct current balance information in each of the channel data, so that the low level and high level of the channel data balance with each other is met by the decoders 19 (Fig. 9, col. 12, line 31 to col. 14, line 8).

Application/Control Number: 09/666,218

Art Unit: 2614

In considering claim 8, the combination of Suemura et al and Co et al discloses all the limitations of the instant invention as discussed in claims 1 and 6 above, except for providing the claimed wherein the optical receiver further comprises a power down controller for powering down the bias circuit so that it does not operate, in response to an externally-applied power down control signal. The capability of using the power down controller is old and well known in the art. Therefore, the Official Notice is taken. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the old and well known of using power down controller into the combination of Suemura et al and Co et al's system in order to control the power of the bias circuit.

In considering claim 9, note 1) the claimed a first latch unit for latching for latching received serial data in units of n+N-1 (where N is a positive integer greater than or equal to 3) bits in parallel in response to the second plurality of non-overlapping clock signals comprising first through n-th non-overlapped clock signals, and for outputting N n-bit latch state data having the time difference of a predetermined offset there between is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66 of Suemura et al), 2) the claimed the second latch unit for latching in parallel the N state data in response to an X-th (1≤X ≤n) non-overlapped clock signal having the greatest timing margin among the first through n-th non-overlapped clock signals is met by the phase selector 30 which selects the next-larger phase-offset clock of the multi-phase clocks 32 (Figs. 4-5, col. 5, line 29 to col. 7, line 3 of Co et al), and 3) the claimed a synchronizer for outputting state data from which the synchronous signal is detected, among data latched by the second latch unit,

as restored information data, in response to a predetermined synchronous existence signal and the X-th non-overlapped clock signal, each has a predetermined offset so that the clock signals are not overlapped with each other is met by the AND gate 56 which takes a logical AND operation of the synchronization pattern group detection signal Sa and the selector 64 which selects respective one of the ports of the states 0 to 3 (Figs. 9-12, col. 13, line 10 to col. 14, line 8 of Suemura et al).

In considering claim 19, Suemura et al. discloses all the claimed subject matter, note 1) the claimed a first latch unit for latching for latching received serial data in units of n+N-1 (where N is a positive integer greater than or equal to 3) bits in parallel in response to the first through n-th non-overlapped clock signals, and for outputting N nbit latch state data having the time difference of a predetermined offset there between is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66), 2) the claimed the second latch unit for latching in parallel the N state data in response to clock signal is met by the first register 60 and the second register 61 (Figs. 9-11, col. 12, line 59 to col. 13, line 46), and 3) the claimed a synchronizer for outputting state data from which the synchronous signal is detected, among data latched by the second latch unit, as restored information data, in response to a predetermined synchronous existence signal and the X-th nonoverlapped clock signal is met by the AND gate 56 which takes a logical AND operation of the synchronization pattern group detection signal Sa and the selector 64 which selects respective one of the ports of the states 0 to 3 (Figs. 9-12, col. 13, line 10 to col. 14, line 8).

Application/Control Number: 09/666,218

Art Unit: 2614

However, Suemura et al explicitly do not disclose the claimed the clock signal generates a first plurality of non-overlapping clock signals of different respective phases, at least one of non-overlapping clock signals being in phase with the received clock, and the second latch unit for latching in parallel the N state data in response to an X-th $(1 \le X \le n)$ non-overlapped clock signal having the greatest timing margin among the first through n-th non-overlapped clock signals.

Co et al teach that Fig. 4 is a waveform diagram of the multi-phase clocks 32, there are preferably eight clocks staggered in phase and having equal phase offset to each other... output divider 36 divides the filtered received clock 20 by 64, producing eight non-overlapping read clocks 38, R0-R7, these clocks are staggered in phase to each other (different phases) and the phase selector 30 which selects the next-larger phase-offset clock of the multi-phase clocks 32 (Fig. 4, col. 5, line 29 to col. 7, line 3).

Therefore, it would have been obvious to one ordinary skill in the art at the time of the invention to incorporate the multi-phase clocks and the phase selector as taught by Co et al into Suemura et al's system in order to reduce jitter of the data to be transmitted.

In considering claim 20, the claimed wherein the predetermined offset is the width of a unit bit constituting the serial data is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66 of Suemura et al).

Claim 23 is rejected for the same reason as discussed in claim 19.

4. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Suemura et al (US Patent No. 5,887,039) in view of So et al (US Patent No. 5,602,882), as applied to claim 1 above, and further in view of Sakamoto et al (US Patent No. 6,557,110 B2).

Page 11

In considering claim 2, Suemura et al discloses all the claimed subject matter, note 1) the claimed wherein the transmitter phase locked loop further generates a synchronized clock signal to serve as a clock signal for data transmission in response to the externally-applied clock signal is met by the timing pulse generator 40 which generates a timing signal 30, which is "1" during one of 9 time slots and "0" otherwise and is inputted simultaneously to the 4 synchronization pattern adders 11 (Figs. 8 and 9, col. 11, lines 27-35), 2) the claimed a skew compensator for receiving data, each data having a predetermined number of bits, from the video controller; in response to the synchronized clock signal, via different channels, and compensating for a skew which is generated between the channel data in response to the synchronized clock signal is met by the synchronization pattern adders 11 in which the data are written in synchronism to the input clock signal 35 and read out in synchronism to the low frequency clock signal 38 (Figs. 8 and 9, col. 11, lines 3-35), 3) the claimed a data serialization unit for compressing the scrambled channel data in response to the synchronized clock signal to obtain 1-bit channel data is met by the P/S converters 12 (Figs. 8 and 9, col. 11, lines 3-35), and 4) the claimed an optical driver for receiving the compressed channel data and the clock signal as different channel data and converting

the received data into current signals, in order to drive the transmission photo diode is met by the optical transmitters 20 (Figs. 8 and 9, col. 11, lines 32-35).

However, the combination of Suemura et al and Co et al as discussed above explicitly do not disclose the claimed a scrambler for counting the number of high levels and the number of low levels of each of the skew-compensated channel data, and adding the counted information to each of the channel data to serve as direct current balance information, and transmitting the resultant data.

Sakamoto et al teach that counter circuit 123 begins counting upon receiving a start signal Scs and stops counting upon receiving a reset signal Scr, as illustrated in Figs. 7 and 8, counter circuit 123 outputs reference timing signals Sref at a period to match the frame length, the contents of the shift registers 121 are transferred to data latch 122 at an output timing given by the reference timing signals Sref (Fig. 5, col. 15, line 40 to col. 16, line 35).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the counter as taught by Sakamoto et al into the combination of Suemura et al and Co et al's system in order to provide a channel-to-channel skew compensation apparatus that can prevent outputting erroneous data.

Allowable Subject Matter

5. Claims 3-5, 7, 21-22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2614

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trang U. Tran whose telephone number is (571) 272-7358. The examiner can normally be reached on 8:00 AM - 5:30 PM, Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John W. Miller can be reached on (571) 272-7353. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2614

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TT TT July 21, 2005

JOHN MILLER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600